Journal of Applied Mathematics

Fault Modeling and Testing for Analog Circuits in Complex Space Based on Supply Current and Output Voltage

Hongzhi Hu, Shulin Tian, and Qing Guo

Full-text: Access denied (no subscription detected)

We're sorry, but we are unable to provide you with the full text of this article because we are not able to identify you as a subscriber. If you have a personal subscription to this journal, then please login. If you are already logged in, then you may need to update your profile to register your subscription. Read more about accessing full-text


This paper deals with the modeling of fault for analog circuits. A two-dimensional (2D) fault model is first proposed based on collaborative analysis of supply current and output voltage. This model is a family of circle loci on the complex plane, and it simplifies greatly the algorithms for test point selection and potential fault simulations, which are primary difficulties in fault diagnosis of analog circuits. Furthermore, in order to reduce the difficulty of fault location, an improved fault model in three-dimensional (3D) complex space is proposed, which achieves a far better fault detection ratio (FDR) against measurement error and parametric tolerance. To address the problem of fault masking in both 2D and 3D fault models, this paper proposes an effective design for testability (DFT) method. By adding redundant bypassing-components in the circuit under test (CUT), this method achieves excellent fault isolation ratio (FIR) in ambiguity group isolation. The efficacy of the proposed model and testing method is validated through experimental results provided in this paper.

Article information

J. Appl. Math., Volume 2015 (2015), Article ID 851837, 9 pages.

First available in Project Euclid: 15 April 2015

Permanent link to this document

Digital Object Identifier


Hu, Hongzhi; Tian, Shulin; Guo, Qing. Fault Modeling and Testing for Analog Circuits in Complex Space Based on Supply Current and Output Voltage. J. Appl. Math. 2015 (2015), Article ID 851837, 9 pages. doi:10.1155/2015/851837.

Export citation


  • A. S. Sarathi Vasan, B. Long, and M. Pecht, “Diagnostics and prognostics method for analog electronic circuits,” IEEE Transactions on Industrial Electronics, vol. 60, no. 11, pp. 5277–5291, 2013.
  • P. Wang and S. Y. Yang, “A soft fault dictionary method for analog circuit diagnosis based on slope fault mode,” Control and Automation, vol. 22, no. 6, pp. 1–23, 2006.
  • C. L. Yang, S. L. Tian, Z. Liu, J. Huang, and F. Chen, “Fault modeling on complex plane and tolerance handling methods for analog circuits,” IEEE Transactions on Instrumentation and Measurement, vol. 62, no. 10, pp. 2730–2738, 2013.
  • X. Gao, H. J. Wang, and Z. Liu, “Handing tolerance problem in fault diagnosis of linear-analogue circuits with accurate statistics approach,” Journal of Applied Mathematics, vol. 2013, Article ID 414120, 9 pages, 2013.
  • Y. Wang, L. Wang, X. Wang, and J. Ma, “An improved analog circuit fault dictionary,” Journal of Beijing University of Chemical Technology, vol. 38, no. 2, pp. 129–133, 2011.
  • B. Long, S. Tian, and H. Wang, “Feature vector selection method using Mahalanobis distance for diagnostics of analog circuits based on LS-SVM,” Journal of Electronic Testing, vol. 28, no. 5, pp. 745–755, 2012.
  • A. Saha, F. Rahman, R. Al-Maruf, H. Rahman, and A. B. M. H. Rashid, “Detection and localization of faults in analog integrated circuits by utilizing the combined effect of output voltage gain and phase variation with frequency,” in Proceedings of the IEEE Region 10 Conference (TENCON '09), pp. 1–5, IEEE, November 2009.
  • F. Wu, S. Yin, and H. R. Karimi, “Fault detection and diagnosis in process data using support vector machines,” Journal of Applied Mathematics, vol. 2014, Article ID 732104, 9 pages, 2014.
  • I. M. Bell, S. J. spinks, and J. M. da Silva, “Supply current test of analogue and mixed signal circuits,” IEE Proceedings–-Circuits, Devices and Systems, vol. 143, no. 6, pp. 399–407, 1996.
  • S. Umezu, M. Hashizume, and H. Yotsuyanagi, “A built-in supply current test circuit for pin opens in assembled PCBs,” in Proceedings of the International Conference on Electronics Packaging (ICEP \textquotesingle 14), pp. 227–230, Toyama, Japan, April 2014.
  • L. Ma and H. Wang, “Fault diagnosis method based on output voltage and supply current collaborative analysis,” Chinese Journal of Scientific Instrument, vol. 34, no. 8, pp. 1872–1878, 2013.
  • C. Yang, J. Yang, Z. Liu, and S. Tian, “Complex field fault modeling-based optimal frequency selection in linear analog circuit fault diagnosis,” IEEE Transactions on Instrumentation and Measurement, vol. 63, no. 4, pp. 813–825, 2014.
  • S. L. Tian, C. L. Yang, F. Chen, and Z. Liu, “Circle equation-based fault modeling method for linear analog circuits,” IEEE Transactions on Instrumentation and Measurement, vol. 63, no. 9, pp. 2145–2159, 2014.
  • Z. Czaja and R. Zielonko, “Fault diagnosis in electronic circuits based on bilinear transformation in 3-D and 4-D spaces,” IEEE Transactions on Instrumentation and Measurement, vol. 52, no. 1, pp. 97–102, 2003.
  • G. N. Stenbakken, T. M. Souders, and G. W. Stewart, “Ambiguity groups and testability,” IEEE Transactions on Instrumentation and Measurement, vol. 38, no. 5, pp. 941–947, 1989.
  • Y. Sun and M. Hasan, “Design-for-testability of analogue filters,” in Test and Diagnosis of Analogue, Mixed-Signal and RF Integrated Circuits, Y. C. Sun, Ed., chapter 6, pp. 179–189, The Institution of Engineering and Technology, 2008.
  • H.-C. Hong, “A static linear behavior analog fault model for switched-capacitor circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 4, pp. 597–609, 2012.
  • E. Esfandiari and N. Bin Mariun, “Bypassing the short-circuit faults in the switch-ladder multi-level inverter,” in Proceedings of the IEEE Symposium on Industrial Electronics and Applications (ISIEA '11), pp. 128–132, September 2011. \endinput